 |
| The State Analysis mode uses one or more input clock signals from your test circuit to define when the logic analyzer stores each sample. |
| Click the CLOCKS tab to define the State Analysis mode behavior. |
| Copyright and trademark information |
|
| << Contents << Workbar << Setup ToolBar << Sample Mode | ||||||||
| State Analysis | ||||||||
|